Please use this identifier to cite or link to this item:
|Title:||High performance RF CMOS VCOs for wireless communication.|
|Author:||Kim, Tae Youn|
|School/Discipline:||School of Electrical and Electronic Engineering|
|Abstract:||This thesis is dedicated to develop a set of general and systematic techniques to design and produce high performance monolithic CMOS VCOs to use in modem wireless front-end chips. In general, there are four topics covered in this research work. First, existing oscillator phase noise estimation theories are discussed. Some of these theories lead to simple and rough estimation of the phase noise, while some forms the basis for more complicated and accurate phase noise estimation performed by modem CAD tools. Second, the operation and noise performance of a number of differential LC tuned VCO topologies are investigated in detail. Some common misconceptions associated with cross-coupled oscillators, including the incorrect linear oscillation amplitude expressions, nonexistence of a VCO bias region called voltage-limited region, and the non-apparent topological advantage of the complementary topology are addressed. AIso the noise sources associated with differential LC tuned VCOs are identified and investigated. Upconversion processes of low frequency flicker noise through various up conversion processes are discussed. Third, based on the understandings acquired from the differential Le tuned oscillator analyses, a set of new optimization techniques is developed. These techniques allow for design of the best performing VCO realizable for a given process technology, chip area, and power budget. A new geometric monolithic planar spiral inductor optimization technique, an efficient way to trade between power consumption and phase noise performance via L/C ratio scaling, appropriate sizing of the cross-coupled transistors, and a low-power, low-noise current biasing technique are among the VCO optimization techniques developed in this research work. Lastly, the VCO optimization techniques developed are tested and validated by fabricating a number of VCOs using two different modem CMOS process technologies and analyzing their performances. The performances of these VCOs are then compared against the state-of-the-art monolithic VCOs reported in the literature. The comparison is not limited to CMOS VCOs, but extends to other competing process technologies such as bipolar technology. The comparison clearly shows the superiority of some of the VCOs designed and fabricated in this research work.|
|Dissertation Note:||Thesis (Ph.D.) -- University of Adelaide, School of Electrical and Electronic Engineering, 2005|
|Subject:||Radio frequency oscillators Design and construction.|
Metal oxide semiconductors, Complementary.
Wireless communication systems.
|Provenance:||This electronic version is made publicly available by the University of Adelaide in accordance with its open access policy for student theses. Copyright in this thesis remains with the author. This thesis may incorporate third party material which has been used by the author pursuant to Fair Dealing exception. If you are the author of this thesis and do not wish it to be made publicly available or If you are the owner of any included third party copyright material you wish to be removed from this electronic version, please complete the take down form located at: http://www.adelaide.edu.au/legals.|
|Appears in Collections:||Research Theses|
Files in This Item:
|01front.pdf||288.52 kB||Adobe PDF||View/Open|
|02whole.pdf||13.51 MB||Adobe PDF||View/Open|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.