Adelaide Research & Scholarship: Search

Search

Search:
for

Current filters:

Start a new search

Add filters:

Results/Page | Sort items by In order Authors/record

Results 1-10 of 10 (Search time: 0.001 seconds).

previous
1
next

Item hits:

Preview	Issue Date	Title	Author(s)
	2001	Low power, high speed, charge recycling CMOS threshold logic gate	Celinski, P.; Lopez, J.; Al-Sarawi, S.; Abbott, D.
	2002	Compact parallel (m,n) counters based on self-timed threshold logic	Celinski, P.; Lopez, J.; Al-Sarawi, S.; Abbott, D.
	2003	Level sensitive latch	Celinski, P.; Abbott, D.; Al-Sarawi, S.; Luminus PTY Ltd (US)
	2001	A low power, high speed threshold logic and its application to the design of novel carry lookahead adders	Celinski, P.; Lopez, J.; Al-Sarawi, S.; Abbott, D.; Bergmann, N.W.; Electronics and Structures for MEMS II (2nd : 2001 : Adelaide, Australia)
	2003	State-of-the-art in CMOS threshold-logic VLSI gate implementations and applications	Celinski, P.; Cotofana, S.; Lopez, J.; Al-Sarawi, S.; Abbott, D.; Lopez, J.F.; Montiel Nelson, J.A.; Pavlidis, D.; VLSI Circuits and Systems Conference (2003 : Gran Canaria, Spain)
	2004	Sub-5.5 FO4 delay CMOS 64-bit domino / threshold logic adder design	Celinski, P.; Cotofana, S.; Al-Sarawi, S.; Abbott, D.; Faraone, L.; Varadan, K.; Microelectronics, MEMS, and Nanotechnology (2003 : Perth, Australia)
	2000	Delay Analysis of neuron-MOS and Capacitive Threshold-Logic	Celinski, P.; Al-Sarawi, S.; Abbott, D.; ICECS'2000, A.S.G.C.; IEEE International Conference on Electronics, Circuits, and Systems (7th : 2000 : Jounieh, Lebanon)
	2000	Complementary neu-GaAs structure	Celinski, P.; Lopez, J.; Al-Sarawi, S.; Abbott, D.
	2002	Low depth, low power carry lookahead adders using threshold logic	Celinski, P.; Lopez, J.; Al-Sarawi, S.; Abbott, D.
	2000	Novel extension of neu-MOS techniques to neu-GaAs	Celinski, P.; Abbott, D.; Al-Sarawi, S.; Lopez, J.